. Application of forward body in DTMOS devices has been widely studied for logic applications as a way to improve the drive current and SCEs of scaled MOSFETs for low voltage (LV) applications [3] - [4] . In addition to this, forward body bias reduces the threshold voltage and thus increases the input signal swing or common mode range for analog amplifiers [2] . Few researchers looked at BDMOS devices for improving the input dynamic range for low voltage analog amplifiers [5] . However, not much work has been done in understanding the effect of forward body bias on the analog performance characteristics of scaled CMOS technologies. In this work, the effect of forward body bias on the analog performance aspects of scaled CMOS technologies is systematically studied, for the most widely regarded body biased devices, namely the dynamic threshold MOSFETs (DTMOS) and the Body-driven MOSFETs (BDMOS). We show that the performance advantage with these devices can be further optimised with the help of lateral channel engineering [6] .
II. SIMULATION DETAILS
The various devices are simulated using 2D DIOS process simulator, available in ISE-TCAD. For both conventional (CON) and SH devices, the process flow is identical except for the threshold adjust implant, which is an 255 angled implantation after gate electrode formation for SH devices [6] . The [7] . For Fig. 2(a) shows device intrinsic gain and body-sensitivity factor (gb/glg) as a function of body-to-source voltage at a drain bias of 0.6 V and at a drain current of 0.1 mA. The results show that the SH devices are more sensitive to VBS. This is because of the increased peak doping in the channel region at the source side. Higher doping at the source in the SH devices causes inversion charge profile to be more uniform in the channel resulting in a higher body bias factor, a = l+dVT/dVsB for these devices [9] . This further increases the source-to-body (Csb) and drain-to-body (Cdb) capacitances for these devices as shown in Fig. 2(b) . The improvement in the static performance of the device with SH doping with forward body bias can easily be seen and hence one would expect that this doping scheme is more suitable for improving the performance of DTMOS and BDMOS devices. We will look at this aspect in the following subsections with detailed process and device simulations. device configuration is shown in the inset. One can see the higher improvement in the drive current for DTMOS with SH doping due to the higher body bias sensitivity at this channel length.
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III. DYNAMIC THRESHOLD MOSFET (DTMOS)
In this section the effect of single halo doping on the DTMOS performance is discussed and compared with conventional devices. The SOI technology is used for the device processing. A silicon film thickness of 60nm is used for the simulations to ensure the device operation in partially depleted region, which is shown to be more suitable for DTMOS operation [10] . Fig. 3 shows the device transfer characteristics for all the devices PDSOI-CON, PDSOI-SH, DTMOS-CON and DTMOS-SH devices. The simulated 256 The analog performance of these devices is shown in Fig. 4 . One can see the higher intrinsic voltage gains for DTMOS-SH devices compared to all other devices, but they result in slightly degraded cut-off frequencies due to higher body capacitances as shown in Fig. 2(b) . The improvement in intrinsic gain of DTMOS device can be nearly more than 50% over PDSOI device with SH channel doping, however, DTMOS results into only 15 -20% improvement over PDSOI with CON doping scheme. The improvement in the device intrinsic gain comes from the increased gm and Rout due to a suppression of short channel effects which results in an increased effective gate control of the channel charge. in these parameters with SH doping further becomes higher due to the reduced body effect in conventional devices, as shown in Fig. 5 (a) . In Fig. 5(a) Fig. 5(b) . However Fig. 6(b) shows the BDMOS device transfer characteristics with Conventional and SH doping schemes. As expected SH doping results in a higher transconductance, nearly an improvement of 1.5 to 2 times over body-driven CON device, due to its higher body bias sensitivity. Fig. 6(c) shows the device output characteristics for BDMOS devices with Conventional and SH doping schemes with the bias voltages indicated in the figure. As usual SH doping results in better saturation of output characteristics, as discussed earlier in the context of DTMOS devices. 
IV. BODY DRIVEN MOSFET (BDMOS)
For the MOS transistor to perform any signal processing, it needs to be biased. For a gate driven MOSFET, at the input terminal, a voltage greater than V, needs to be applied for this purpose. As the feature sizes of modem CMOS transistors are scaling down, the maximum Fig. 7 shows the device analog performance parameters as a function of drain current at a drain bias of 0.6 V for body-driven and gate-driven MOSFETs. The transconductances are smaller than their gate-driven counterparts. However, due to the higher body capacitances, the SH devices have shown reduced cut-off frequencies at all biasing conditions. This makes the BDMOS with SH doping mainly suitable for low voltage low bandwidth applications with high signal swings.
V. CONCLUSIONS
The increased body-bias sensitivity of sub-100 nm MOSFETs with SH doping and its impact on the analog performance parameters are systematically investigated through 2D device and process simulations. We have shown that the higher body bias sensitivity of SH devices can be used as an advantage for improving the performance of DTMOS and BDMOS devices in scaled technologies. SH doping results in nearly a 50% improvement in voltage gain and about 1.5 to 2 times higher transconductance in DTMOS and BDMOS configurations. However, the increased parasitic capacitances significantly reduce the cut-off frequencies in these body driven transistors. Therefore body driven configurations with SH channel doping seem highly promising for low-voltage, low-bandwidth analog applications.
